Home > Products > DRAM > DDR2 SDRAM > DDR2 SDRAM Technical Notes

DDR2 SDRAM Technical Notes

print this page
DRAM Components

DDR2 SDRAM General Tech Notes

Technical Notes

File Title and Description sort ID Number sort Last Update sort Software Downloads
pdf Advantages of DDR2 Differential DQS Signaling - Focuses on the benefits the differential DQS signaling feature provides and explains how to design with it TN-47-23 Mar 2008
pdf DDR2 (Point-to-Point) Features and Functionality - Focuses on the unique memory requirements of point-to-point design layouts and describes DDR2 features and functionality. TN-47-19 Apr 2006
pdf DDR2 SDRAM Offers New Features and Functionality - Discusses the various changes in DDR2 technology and the resulting features and benefits TN-47-02 Jun 2006
pdf Calculating Memory System Power for DDR2 - Details how DDR2 SDRAM consumes power and provides tools to estimate power consumption in a given system. TN-47-04 Jun 2006
pdf DDR2 Package Sizes and Layout Requirements - Covers DDR2 package sizes and layout requirements TN-47-08 Nov 2005
pdf DDR2 SODIMM Optimized Address/Command Nets - Provides the system-level designer with an overview of the DDR2 SODIMM family and offers insight into termination techniques utilized on the commands and addresses for these modules TN-47-17 May 2005
pdf High speed DRAM controller design - Identifies and discusses five key areas of DRAM controller design TN-45-54 Apr 2008
pdf DDR2 (Point-to-Point) Package Sizes and Layout Basics - General guidelines for developing the PCB floor plan. TN-47-20 May 2006
pdf Module Pinout Decoder - Provides sorted pin assignment tables and pin location figures for use in DDR2 DIMM signal identification, tracing, and troubleshooting TN-47-03 Aug 2004
pdf Power Solutions for DDR2 Notebook PCs - Provides a general guideline for designing the DDR2 memory power circuitry TN-47-05 Jun 2004


DDR2 SDRAM Design Guide Tech Notes

Technical Notes

File Title and Description sort ID Number sort Last Update sort Software Downloads
pdf DDR2 Read Interrupt - Describes legal execution of a READ interrupted by a READ command TN-47-13 Dec 2004
pdf Designing for High-Density DDR2 Memory - Focuses on designing for high-density memory—addressing schemes of each density, configurations, and the subtle differences between the 4-bank and new 8-bank DDR2 devices TN-47-16 May 2005
pdf FBDIMM – Channel Utilization (Bandwidth and Power) - Newly introduced FBDIMMs offer virtually unlimited scalability of density, a significantly reduced number of routed motherboard signals, and high bandwidth solutions, all with an extremely reliable channel protocol. TN-47-21 Oct 2006
pdf Designing for 1.5V, Low-Power FBDIMMs - Discusses memory power trends and identifies new low-voltage solutions for high-density DDR2 memory designs TN-47-22 Feb 2008
pdf Updated JEDEC DDR2 Specifications (mods too) - Covers the updated JEDEC specifications for systems using the initial DDR2-400 and DDR2-533 parts TN-47-06 Aug 2004
pdf DDR2 Posted CAS# Additive Latency (both) - Describes the AL function of the DDR2 SDRAM device TN-47-10 Dec 2004
pdf DDR2 Redundant Data Strobe (RDQS) - Describes how to enable the redundant data strobe (RDQS) TN-47-12 Dec 2004
pdf DDR2 tCKE Power-Down Requirement - Describes the tCKE timing parameter of DDR2 SDRAM TN-47-14 Dec 2004
pdf Design Guide for Two-DIMM, Unbuffered Systems - DDR2-533 memory design guide for two-DIMM, unbuffered systems TN-47-01 Oct 2004
pdf DDR2 Simulation Support - Covers DDR2 simulation, adding to Micron's extensive array of design support tools for system designers TN-47-07 Aug 2004
pdf DDR2 SDRAM Bank Addressing - Describes the evolution in array architecture from DDR to DDR2 SDRAM TN-47-09 Dec 2004
pdf DDR2 Differential DQS Feature - Describes the differential DQS function of the DDR2 SDRAM TN-47-11 Dec 2004